
# EEE 204 Pull up/down Resistors and Timers

Asst. Prof. Dr. Mahmut AYKAÇ

# Pull Up and Pull down Resistors

A Pull-up resistor is used to make the default state of the digital pin as High(Logic 1).

A Pull-down resistor is used to make the default state of the digital pin as Low(Logic 0).



# Pull-Up and Pull-Down Resistors

- Pull- up and pull-down resistors are used only when the corresponding bits are inputs. (To determine the default state of the input pins.)
- !! Remember that MSP430 board has logic 1 on its inputs(P2.1 and P1.1) as default. Now it is possible to change the default values.
- PxREN register is employed to activate/deactivate the pull-up and pull-down resistors.
- To use them correctly, the table given below must be employed.

PxDIR	PxREN	PxOUT	I/O Config
0	0	Χ	Input with resistors disabled
0	1	0	Input with Internal Pulldown enabled
0	1	1	Input with Internal Pullup enabled
1	Χ	Χ	Output – PxREN has no effect

**Table.** The way of using pull-up and pull-down resistors

# Pull-Up and Pull-Down Resistors

**Ex.** Write code block that makes the pins P1.3<—>P1.0 with **pull-down** enabled.

```
P1DIR=0xF0; //P1DIR=11110000, desired pins are inputs (P1.0...,P1.3)
P1REN=0x0F; //P1REN=00001111 Pull up or down is enabled
P1OUT=0; //P1OUT=000000000 Pull-down is enabled
Ex. Do the same with pull-up enabled.
P1DIR=0xF0;// P1DIR=11110000, desired pins are inputs
P1REN=0x0F;// P1REN=00001111 Pull up or down is enabled
P1OUT=0x0F;// P1OUT=00001111 Pull-up is enabled
```

## Pull-Up and Pull-Down Resistors


**Ex.** Write a C program by using C Language that turns the LED ON connected to P4.7 if P2.1 is pressed.

```
#include <msp430.h>
#define BUTTON
                 P2IN
#define LED
                 P40UT
int main(void)
{
WDTCTL = WDTPW | WDTHOLD; //stop watchdog timer
P2DIR=0x00; //P2 is input
P4DIR=0xFF; //P4 is output
P40UT=0x00; //Clear P4
while(1) //Always check!
    if (BUTTON==0xFD) //Means "If button is pressed"
    {
        LED |= BIT7; //LED is ON
return 0;
```


```
Ex: Same example with different way...
#include <msp430.h>
#define BUTTON
                 P2IN
#define LED
                 P40UT
int main(void)
WDTCTL = WDTPW | WDTHOLD; //stop watchdog timer
P2DIR=0x00; //P2DIR=0000000, P2 is input
P2REN=0xFD; //P2REN=11111101, all input pins are
pull-up/down enabled except P2.1
P20UT=0; //Pull-down input pins except P2.1
P4DIR=0xFF; //P4 is output
P40UT=0x00; //Clear P4
while(1) //Always check!
    if (BUTTON==0x00) //Means "If button is pressed"
        LED = BIT7; //LED is ON
return 0;
```

• A **timer** is a binary counter that is clocked from a free-running clock with a known frequency. Since the binary counter will increment on the triggering edge of the clock and the clock frequency is known, then the time between count values is deterministic. The time elapsed can be found by simply multiplying the period of the clock (T = 1/f) by the number of counts that

have occurred (N).



**Ex.** Calculate how much time ( $\Delta t$ ) elapses between when a 16-bit timer is cleared and when it reaches the value of ABCDH if clock frequency is 1MHz.




 $F=1/T \rightarrow T=1/f= 1/(1MHz)= 1us$  (time that elapses for each count)

N= ABCDH= 43981 in decimal (total number of counts)

 $\Delta t = T \cdot N = 1u \cdot 43981 = 43,981 ms$ 

**Ex:** Calculate the time **overflow** period of a 16-bit timer if the clock frequency is 32.768kHz.



F=1/T $\rightarrow$  T=1/f= 1/(32.768kHz)= 30,518us (time that elapses for each count) N= FFFFH= 65536 in decimal (total number of counts)


 $\Delta t = T \cdot N = 30,518u \cdot 65536 \approx 2s$ 

The full MSP430 architecture contains three distinct timer sub-systems: Timer\_A, Timer\_B, and the real-time clock counter (RTC). Within the Timer\_A and Timer\_B systems, there are multiple, independent binary counters that provide separate timing capability. Each timer can generate interrupts when its value either matches a value placed into a compare register, or when it overflows. The timers also have the ability to capture the current count value and store it into a register upon a triggering event. The Capture and Compare Registers (CCRs) are shared and referred to as capture/compare blocks in the MSP430 documentation.

We will use ONLY Timer\_B for the sake of simplicity

The MSP430F5529 Timer\_B system provides one independent timer (TB0) with selectable clock inputs and the ability to divide down the clock to get slower counting frequencies. Timers TB0 has seven capture/compare (CC) registers associated with them.

Figure shows an overview of the Timer\_B architecture implemented on the MSP430F5529.



The first setting available for the timer clock is its source (TBSSEL). The timer system clock can come from one of two external pins (TBxCLK or INCLK) or from one of two on-chip clock sources (ACLK or SMCLK). On the MSP430F5529 LaunchPad, ACLK has a frequency of 32.768 kHz and SMCLK has a frequency of 1 MHz. The timer system also allows the user to divide down the incoming clock source in order to achieve even slower counting frequencies. There are two clock dividers implemented in series in the Timer\_B system. The first divider (ID) can divide the clock by 1, 2, 4, or 8. The second divider (IDEX) can divide the clock by 1, 2, 3, 4, 5, 6, 7 or 8. Since these two dividers are in series, there are 32 different divider settings that can be applied to the clock ranging from a minimum divider of 1 to a maximum divider of 64.

When the Timer\_B is put into continuous counting mode, it will count up to its maximum value and then roll-over to 0. When it goes from its maximum value (i.e., FFFFh for 16-bit counting mode) to 0000h, a timer overflow is detected and can generate an interrupt. The local enable for this overflow interrupt is **TBIE**. This interrupt is maskable, so its global enable is **GIE**. When enabled, the interrupt will assert the timer overflow flag **TBIFG**.

All of the settings to control the Timer\_B system(s) and use its timer overflow interrupts are held in two configuration registers, the Timer\_B Control Register (TBxCTL) and the Timer\_B Expansion Register 0 (TBxEX0). Figures 1 and 2 give the details of the TBxCTL and TBxEX0 registers respectively.




Fig.1 Timer B control register (TBxCTL) details

Let's now look at using a timer overflow to generate an event at a specific time interval. The recommended sequence of programming steps to configure the counter is as follows:

1. Write a 1 to the TBCLR bit (TBCLR =1) to clear TBxR.

2. Apply desired configurations to TBxCTL (Figure 1 in the previous page)

**TBSSEL:** Clock source selection (mostly ACLK or SMCLK)

ID: First frequency divider (1, 2, 4 or 8)

**IDEX:** Second frequency divider (1, 2, 3, 4, 5, 6, 7 or 8. Apart from others, It is in TBxEX0, check Figure 2)

CNTL: Counter length (8-bit, 10-bit, 12-bit, 16-bit)

MC: Mode Control (Counting style and direction, check Figure 1)


**TBIE:** Enabling interrupt


3. Clear interrupt flag TBIFG, for further use before and after

**Ex.** An example of using the TB0 timer to generate an interrupt every 2s. In this example, TB0 will use ACLK as its source and use the default settings of the two clock dividers (i.e., divide-by-1). The timer will run with a 16-bit length (default) and in continuous mode so that overflows happen indefinitely. When a timer overflow occurs, an interrupt will be triggered.

ACLK=32.768kHz and there is no division of the clock source

Toverflow= T·N=  $(1/f) \cdot 2^n = (1/32.768) \cdot 2^16 = 2$  seconds





From Figure 1 and 2

TBSSEL=01 (ACLK is active, 32.768kHz)

ID=0 (1st divider is 1)

IDEX=000 (2<sup>nd</sup> divider is 1)

CNTL=00 (16-bit counter)


MC=10 (Continuous mode, count up to end)


**TBIE= 1** (Timer overflow interrupt is enabled, otherwise timer doesn't create interrupt)

**Ex.** An example of using the TB0 timer to generate an interrupt every 125ms. In this example, TB0 will use ACLK as its source and use the default settings of the two clock dividers (i.e., divide-by-1). The timer will run with a 12-bit length and in continuous mode so that overflows happen indefinitely. When a timer overflow occurs, an interrupt will be triggered.

ACLK=32.768kHz and there is no division of the clock source

Toverflow= T·N=  $(1/f) \cdot 2^n = (1/32.768) \cdot 2^12 = 125$ ms





TBSSEL=01 (ACLK is active, 32.768kHz)

**ID=00** (1st divider is 1)

IDEX=000 (2<sup>nd</sup> divider is 1)

CNTL=01 (12-bit counter)


MC=10 (Continuous mode, count up to end)


**TBIE= 1** (Timer overflow interrupt is enabled, otherwise timer doesn't create interrupt)

**Ex.** An example of using the TB0 timer to generate an interrupt every 262ms. In this example, TB0 will use **SMCLK** as its source and use the 1<sup>st</sup> divider by 4 in continuous mode so that overflows happen indefinitely. When a timer overflow occurs, an interrupt will be triggered. Assume SMCLK= 1MHz

SMCLK= 1MHz and there is a division of the clock source by 4

Toverflow=  $T \cdot N = (1/(f/4)) \cdot 2^n = (1/32.768) \cdot 2^16 = 262 \text{ms}$ 





**TBSSEL=10** (SMCLK is active, 1 MHz)

**ID=10** (1st divider is 4)

IDEX=000 (2<sup>nd</sup> divider is 1)


CNTL=00 (16-bit counter)

MC=10 (Continuous mode, count up to end)

**TBIE= 1** (Timer overflow interrupt is enabled, otherwise timer doesn't create interrupt)

#### Timer Compares

A timer compare will trigger an event when the main timer value equals a value stored in one of the MSP430's capture/compare registers (CCR). These registers are used for either the compare function or the capture function, which is why they are always referred to as CCRs and not simply compare registers. When the values match, the CCR will assert a flag (CCIFG = capture/compare flag) and can trigger an interrupt if enabled. Each CCR has its own enable (CCIE = capture/compare interrupt enable) and is maskable with the GIE bit.



#### Timer Compares

Each Timer\_B CCR register is configured by its own Timer B Capture/Compare Control Register (TBxCCTLn). The notation for this register is that "x" stands for the timer (TB0, x=0 in our examples) and the "n" stands for the CCR number (TBxCCTL0, TBxCCTL1, TBxCCTL2, etc.). Figure shows the bit functionality of the TBxCCTLn registers.

p:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	C	M	CC	CIS	scs	CL	LD	CAP	C	OMTUO	D	CCIE	CCI	OUT	cov	CCIFG
Value on Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Field	Description						
15:14	СМ	Capture Mode 00=No Capture 01=Capture on Rising Edge	10=Capture on Falling Edge 11=Capture on Both Edges					
13:12	ccis	Capture/Compare Input Select 00=CCIxA 01=CCIxB	10=GND 11=VCC					
11	scs	Synchronize Capture Source (0=Asynchronous Capture; 1=Synchronous Capture						
10:9	CLLD	Compare Latch Load  00=TBxCLn Loads on Write to TBxCCRn.  01=TBxCLn Loads when TBxR Counts to 0.  10=TBxCLn Loads when TBxR Counts to 0 (up or continuous mode);  TBxCLn Loads when TBxR Counts to TBxCL0 or 0 (up/down mode).  11=TBxCLn Loads when TBxR Counts to TBxCLn.						
8	CAP	Capture Mode (0=Compare Mode; 1=Capture Mode).						
7:5	OUTMOD	Output Mode 000=OUT bit value 001=Set 010=Toggle/Reset 011=Set/Reset	100=Toggle 101=Reset 110=Toggle/Set 111=Reset/Set					
4	CCIE	Capture/Compare Interrupt Enable (0=IRQ Disabled; 1=IRQ Enabled).						
3	CCI	Capture/Compare Input.						
2	OUT	Output Level (0=Low; 1=High).						
1	COV	Capture Overflow (0=No overflow occurred; 1=Overflow occurred).						
0	CCIFG	Capture/Compare Interrupt Flag (0=No IRQ Pending; 1=IRQ Pending).						

Fig. Timer\_B capture/compare control register (TBxCCTLn) details


#### Timer Compares


**Ex.** An example of using a timer compare to generate an event every 0.5s. We will use ACLK as the timer source without any division. We need to put the timer into "UP" mode to enable the compare functionality for CCRO. We then need to load CCRO with the compare value that we want to use as the maximum value of the timer before it overflows and starts counting at 0.

ACLK= 32.768 kHz and there is no division

 $\Delta t = T \cdot N = (1/32.768) \cdot N = 500 \text{ms} \rightarrow N = 16.384$ 

(n must be 16. Because 12-bit counter isn't enough)





**Ex.** Write a C language program that toggles the LED on P4.7 in every 2s.

```
#define LED
                 P40UT
int main(void)
WDTCTL = WDTPW | WDTHOLD; //stop watchdog timer
                                                                               !! If the other settings for timer are not done, their
P4DIR=0xFF; //P4 is output
                                                                               default values are used. These are:
P40UT=0x00; //Clear P4
//-- Setting up timer
TBOCTL = TBCLR;
                         //Clear timer and dividers
                                                                               ID=00 (1<sup>st</sup> divider is 1)
TBOCTL = TBSSEL ACLK; //Source = ACLK
                                                                               IDEX=000 (2<sup>nd</sup> divider is 1)
TBOCTL = MC CONTINUOUS; //Mode = Continuous
//-- Setting up timer Overflow IRQ (Interrupt Request)
                                                                               CNTL=00 (16-bit counter)
                       //Enable TB0 Overflow IRQ
TB0CTL = TBIE;
                                                                               TBIFG flag must be cleared before enabling interrupt
TBOCTL &=~TBIFG;
                        //Clear TB0 flag
                                                                               and at the end of the interrupt function!
__enable_interrupt(); //Enable maskable IRQs
//-- Main loop
while(1) // Loop forever
 {}
return 0;
#pragma vector = TIMER0 B1 VECTOR // TIMER0 B1 VECTOR is the vector for TB0IFG
__interrupt void ISR_TB0_Overflow(void) // This function is called in every 2s
    LED^=BIT7:
                      // Toggle the LED on P4.7
    TBOCTL &=~TBIFG; //Clear TBO flag, it is required. Otherwise, next interrupt call will not be realized, program stops after 1st run
```

#include <msp430.h>

Ex. Write the same program that speeds up the toggling by 16 times, which means toggling in every 125ms.

```
#include <msp430.h>
#define LED
                 P40UT
int main(void)
WDTCTL = WDTPW | WDTHOLD; //stop watchdog timer
                                                                               !! If the other settings for timer are not done, their
P4DIR=0xFF; //P4 is output
                                                                               default values are used. These are
P40UT=0x00; //Clear P4
//-- Setting up timer
TBOCTL = TBCLR;
                        // Clear timer and dividers
                                                                               ID=00 (1<sup>st</sup> divider is 1)
TBOCTL = TBSSEL ACLK; // Source = ACLK
                                                                               IDEX=000 (2<sup>nd</sup> divider is 1)
TBOCTL = MC CONTINUOUS; // Mode = Continuous
TBOCTL = CNTL 1;
                      // Length=12-bit
//-- Setting up timer Overflow IRQ (Interrupt Request)
TB0CTL|=TBIE;
                      //Enable TB0 Overflow IRQ
TBOCTL &=~TBIFG:
                      //Clear TB0 flag
__enable_interrupt(); //Enable maskable IRQs
//-- Main loop
while(1) // Loop forever
 {}
return 0;
#pragma vector = TIMER0 B1 VECTOR // TIMER0 B1 VECTOR is the vector for TB0IFG
 interrupt void ISR TB0 Overflow(void) // This function is called in every 125ms
    LED^=BIT7:
                     // Toggle the LED on P4.7
    TBOCTL &=~TBIFG; //Clear TBO flag
```

```
#include <msp430.h>
#define LED
                 P40UT
int main(void)
WDTCTL = WDTPW | WDTHOLD; //stop watchdog timer
P4DIR=0xFF; //P4 is output
P40UT=0x00; //Clear P4
//-- Setting up timer
TBOCTL = TBCLR; //Clear timer and dividers
TBOCTL = TBSSEL_1; //Source = 01 = ACLK, From Figure 1
TBOCTL =MC 2; //Mode=10=Continuous, From Figure 1
TBOCTL = CNTL 12; //Length=12-bit
//-- Setting up timer Overflow IRQ (Interrupt Request)
TB0CTL|=TBIE;
               //Enable TB0 Overflow IRO
TBOCTL &=~TBIFG; //Clear TBO flag
__enable_interrupt(); //Enable maskable IRQs
//-- Main loop
while(1) //Loop forever
 {}
return 0;
#pragma vector = TIMERO_B1_VECTOR //TIMERO_B1_VECTOR is the vector for TB0IFG
__interrupt void ISR_TB0_Overflow(void)
    LED^=BIT7; //Toggle the LED on P4.7
    TBOCTL &=~TBIFG; //Clear TBO flag
```

If it is sometimes hard to remember the codes, use the words assigned to them.

\* If you want to use words instead of codes, use double underscore, which is "\_\_"


\* If you want to use codes instead of words, use single underscore, which is "\_"


Choose the more catchy one for yourself

**Ex.** Design and write a C program that toggles the LED connected on P4.7 in every 1s. Use SMCLK (1MHz) as a clock source.

Maximum value of ID is 8 and if we use 8 for ID, let's what happens...

- ➤ Toverflow= $(1/(f/8))\cdot N = (1/(1MHz/8))\cdot 2^16 \approx 524ms$ . (we can't obtain 1s delay with maximum ID) Therefore we must employ the second divider IDEX and set it to be 2 as the divider value.
- ightharpoonup Toverflow= $(1/(f/(8*2)))\cdot N = (1/(1MHz/16))\cdot 2^16 = 1048ms <math>\approx 1s$ .





```
#include <msp430.h>
#define LED
                 P40UT
int main(void)
WDTCTL = WDTPW | WDTHOLD;// stop watchdog timer
P4DIR=0xFF;// P4 is output
P40UT=0x00; // Clear P4
//-- Setting up timer
TBOCTL = TBCLR; // Clear timer and dividers
TBOCTL = TBSSEL__SMCLK; //Source = SMCLK
TBOCTL = MC CONTINUOUS; // Mode=Continuos
TBOCTL = ID 8; //Divide SMCLK by 8
TB0EX0 = TBIDEX__2; //Divide SMCLK by 2, total divider is 16
//-- Setting up timer Overflow IRQ (Interrupt Request)
                //Enable TB0 Overflow IRQ
TB0CTL|=TBIE;
TBOCTL &=~TBIFG; //Clear TBO flag
enable interrupt(); //Enable maskable IRQs
//-- Main loop
while(1) // Loop forever
 {}
return 0;
#pragma vector = TIMERO_B1_VECTOR // TIMERO_B1_VECTOR is the vector for TB0IFG
__interrupt void ISR_TB0_Overflow(void)
    LED^=BIT7; // Toggle the LED on P4.7
    TBOCTL &=~TBIFG; //Clear TBO flag
}
```

TBSSEL=10 (SMCLK is active, 1 MHz)
ID=10 (1st divider is 8)
IDEX=001 (2nd divider is 2)
CNTL=00 (16-bit counter)
MC=10 (Continuous mode, count up to end)
TBIE= 1 (Timer overflow interrupt is enabled, otherwise timer doesn't create output)


#### Timer Compare Examples


Ex. Design and write a C program that toggles the LED connected on P4.7 in every 500ms.

ACLK= 32,768 kHz and there is no division

 $\Delta t = T \cdot N = (1/32.768) \cdot N = (1/32.768) \cdot N = 500 \text{ms} \rightarrow N = 16.384$ 

(n must be 16. Because 12-bit counter isn't enough)





#### Timer Compare Examples

```
#include <msp430.h>
#define LED
                 P40UT
int main(void)
WDTCTL = WDTPW | WDTHOLD;// stop watchdog timer
                                                                      TBSSEL=01 (ACLK is active, 32,768kHz)
P4DIR=0xFF;// P4 is output
                                                                      MC=01 (Up mode, count up to end)
P40UT=0x00; // Clear P4
//-- Setting up timer
                                                                      CCIE= 1 (Capture/compare interrupt is enabled, otherwise timer
                     //Clear timer and dividers
TBOCTL = TBCLR;
                                                                      doesn't create output)
TBOCTL = TBSSEL__ACLK; //Source = ACLK
                   //Mode= Up, for compare, MC must be UP
TBOCTL =MC UP;
TBOCCRO=16384; //Capture Compare Register is loaded with 16384 to create an interrupt
//-- Setting up timer Compare IRQ (Interrupt Request)
TB0CCTL0|=CCIE;
                //Enable TB0 CCR0 Compare IR0
TBOCCTLO &=~CCIFG; //Clear CCRO flag
__enable_interrupt(); //Enable maskable IRQs
//-- Main loop
while(1) // Loop forever
 {}
return 0;
#pragma vector = TIMERO_BO_VECTOR // TIMERO_BO_VECTOR is the vector for CCIFGO
__interrupt void ISR_TB0_CCR0(void)
    LED^=BIT7; //Toggle the LED on P4.7
    TBOCCTLO &=~CCIFG; //Clear CCRO flag
```